List of Messages |
CAUSE: The input clock frequency of the specified PLL at the specified port does not match the output clock frequency of its source PLLs.
ACTION: Change the frequencies of the specified input and output clocks so they match.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.