List of Messages |
CAUSE: The I/O standards you assigned to the specified input and output clock pins do not match. The output clock pin, which will be compensated by the specified enhanced PLL, must have the same I/O standard as the input clock pin.
ACTION: Change I/O standard assignments of specified input and output pins so they match.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.