List of Messages |
CAUSE: You turned on the Preserve PLL Counter Order logic option assignment on the specified PLL. However, this option is not honored because it is overridden by the PLL Force Output Counter assignment that you have specified on at least one of the output clocks.
ACTION: In order to preserve the counter order, turn off the PLL Force Output Counter logic option on the output clocks.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.