List of Messages |
CAUSE: You tried to use clkswitch port with the specified PLL, but the port is stuck at VCC or GND. As a result, the inclk0 or inclk1 port will not be used and the PLL input clock cannot be switched.
ACTION: To avoid receiving this message in the future, modify the design so that the clkswitch port is driven by a signal other than VCC or GND, or disconnect the unused inclk0 or inclk1 port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.