List of Messages |
CAUSE: The specified output clock port of the specified PLL uses time delay, but the PLL does not use reconfiguration. Altera recommends using the phase shift feature of the PLL to ensure better performance.
ACTION: If you do not need to use dynamic reconfiguration of the time delay feature of the PLL, change the PLL to use the phase shift feature instead of the time delay feature.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.