List of Messages |
CAUSE: You specified clock multiplication, clock division, and phase shift parameter values for the specified PLL. The Compiler implemented the clock multiplication and clock division parameter values, but can't implement the phase shift parameter values. Additional messages below list the parameters you specified for the port.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.