List of Messages |
CAUSE: You specified clock multiplication, clock division, clock phase shift, and duty cycle parameter values for the specified PLL. The Compiler implemented the clock multiplication, clock division, and clock phase shift parameter values, but cannot implement the duty cycle parameter values. Additional messages below list the parameters you specified for the port.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.