| List of Messages | |
CAUSE: The specified DSP block multiplier WYSIWYG primitive contain active register that does not be utilized.
ACTION: Change the mention parameter clock setting to NONE.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.