List of Messages |
CAUSE: The phase-locked loop (PLL) driving LVDS interfaces on the left or right edge is not in direct compensation mode.
ACTION: Regenerate the PLL in direct compensation mode.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.