List of Messages |
CAUSE: Analysis & Synthesis attempted to automatically assign the Virtual Pin . However, Analysis & Synthesis cannot locate an appropriate clock signal for this purpose. When this condition occurs, Analysis & Synthesis sets the virtual pin clock to GND.
ACTION: Assign the Virtual Clock Pin logic option to an appropriate clock signal in the design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.