List of Messages |
CAUSE: You assigned the Virtual Pin logic option to the specified node that is not an input or output pin. However, you must assign the Virtual Pin logic option only to input or output pins. When this condition occurs, Analysis & Synthesis ignores the Virtual Pin logic option assignment to the node.
ACTION: No action is required. However, to avoid receiving this message in the future, remove the Virtual Pin assignment from the node.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.