List of Messages |
CAUSE: You enabled physical synthesis. However, the physical synthesis was not able to initialize the timing netlist, which causes the physical synthesis to be skipped. The likely cause is an error was encountered while reading the Synopsys Design Constraints File (.sdc).
ACTION: If you want to run physical synthesis, make sure that the Synopsys Design Constraints File is syntactically correct.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.