List of Messages
Parent topic: List of Messages

ID:128031 Checks on destinations of asynchronous signal <text> have been disabled by user assignment. The design may not behave as expected.

CAUSE: You allowed pipelining of the specified asynchronous signal even though the specified asynchronous signal fans out to synchronous inputs. As a result, the design may not behave as expected.

ACTION: If you have verified that your designs works properly with one or more pipeline registers added on the specific asynchronous path, no action is required. Otherwise, set the Automatic Asynchronous Signal Pipelining -- Allow Asynchronous Signal that Fans Out to Synchronous Inputs logic option to OFF.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.