List of Messages |
CAUSE: An I/O pin is placed onto a shared voltage reference (VREF) location, either by Fitter or your location assignments.
ACTION: To improve fMAX performance, do not use shared VREF locations for I/O pins in your design or placement constraints.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.