List of Messages |
CAUSE: The memory depth value you specified in a design file (Block Design File (.bdf), Text Design File (.tdf), VHDL Design File (.vhd), Verilog Design File (.v), or EDIF Input File (.edf)) for a design does not match the memory depth value you specified in the Memory Initialization File (.mif). This condition occurs when you specify a memory depth in the design file that is less than the memory depth defined in the Memory Initialization File or the Hexadecimal (Intel-Format) File (.hex) . The Quartus Prime software has therefore truncated the remaining initial content value to fit RAM.
ACTION: If you do not want the remaining initial content value truncated to fit RAM, make sure the design file and the Memory Initialization File contain the same memory depth values for the memory block.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.