List of Messages |
CAUSE: You specified both CRC block and pr block in the design. The Stratix V engineering sample hardware have problem when using PR and EDCRC checking together. Production silicon has fixed the issue.
ACTION: Turn EDCRC off when you have PR for Stratix V engineering sample device. You can turn off the EDCRC by disabling the Enable Error Detection CRC_ERROR pin option.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.