List of Messages |
module test1 (inout bidir1, bidir2); assign vcc = 1'b1; assign gnd = 1'b0; assign bidir1 = vcc; assign bidir2 = gnd; endmoduleSee the sub-messages below to view a list of the affected nodes.
ACTION: Replace the constants feeding the nodes with tri-stated logic.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.