List of Messages
Parent topic: List of Messages

ID:35025 Partially connected in-system debug instance "<name>" to <number> of its <number> required data inputs, trigger inputs, acquisition clocks, and dynamic pins. There were <number> illegal, <number> inaccessible, and <number> missing sources or connections.

CAUSE: The compiler could not fully connect the SignalTap II logic analyzer or other in-system debug instance because some connections are invalid or unavailable. Dangling input ports on the debug instance will be connected to GND. If the input port is a data source, the captured data will always be GND. If the input port is a trigger, any dependent trigger conditions may be permanently disable or enabled. If the input port is an acquisition clock, the debug instance may not operate in hardware or respond through the JTAG port.

ACTION: See the report panel for more details on each invalid connection and possible corrective actions.

Parent topic: List of Messages

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.