List of Messages |
CAUSE: You directed the Quartus Prime software to generate the specified VHDL Component Declaration File (.inc) from the current Block Design File (.bdf). The Quartus Prime software generated the file without errors.
ACTION: Click OK to close the message dialog box.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.