List of Messages |
CAUSE: You specified a simulation tool for the current project, and then either compiled the project or ran the EDA Netlist Writer. However, the generated simulation netlist is non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.