List of Messages |
CAUSE: You directed the Quartus Prime software to generate an output netlist file for the top-level design entity. However, in the design there are arrays using negative indexing. VHDL language does not support negative indexing, therefore members which have negative indices are changed into single-bit ports.
ACTION: If you are using a test bench with the output netlist file, fix its port interface to match the newly generated netlist output file. To avoid receiving this message in the future, avoid using negative array indexing.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.