List of Messages |
CAUSE: In a Verilog Design File (.v), you declared an object with the specified name, which differs only in case from the name of an object previously declared in the same scope. Although Verilog is a case-sensitive language, declaring objects with names that differ only in case can cause confusion.
ACTION: No action is required. To eliminate this message, rename one of the objects.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.