List of Messages |
CAUSE: In a Verilog Design File (.v) or VHDL Design File (.vhd), you declared the specified object, but you never used the specified object in the design.
ACTION: If you intentionally didn't use the object, then no action is required, although you may remove the declaration in order to prevent this message in the future. If you intended to use the object, check the design for mistakes.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.