List of Messages |
CAUSE: The design is not fully constrained for the specified analysis type.
ACTION: Refer to the detailed Unconstrained Path Report (or report_ucp) to identify the unconstrained paths. Use the create_clocks or create_generated_clocks commands to constrain clocks. Use the set_input_delay and set_output_delay commands (or set_max_delay and set_min_delay to constrain I/O paths.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.