List of Messages |
CAUSE: A clock port of a register or latch is being fed by a node that does not have a clock assignment. Give detailed info to user to help them with their HDL or SDC. This serves to give more info about NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT
ACTION: Use the derive_clocks command to automatically find all clock nodes in the design. Also, for any clocks that were ignored, review the warning or error message associated with the command to prevent the clock from being ignored.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.