| List of Messages | |
CAUSE: You've specified a custom capacitive load for this pin that differs from the Quartus Prime default for the I/O standard assigned to this pin. As a result, the delay introduced by this capacitive load will be overestimated when combining Quartus Prime and HSPICE predicted delays.
ACTION: To correctly interface Quartus Prime timing and HSPICE simulations, you will have to revert to the default capacitive load.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.