List of Messages |
CAUSE: The coreclk input port of the specified gigabit transceiver block (GXB) receiver channels are sourced by the specified signals other than the GXB receiver clock output signal. The submessage(s) of this message list the GXB receiver channels and the signals that source them.
ACTION: Make sure that the signals are the same frequency as the write clock of the receiver phase compensation FIFOs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.