| List of Messages | |
CAUSE: The coreclk input port of the specified gigabit transceiver block (GXB) receiver channel is sourced by the specified node. This message is a submessage of the message that precedes it in the Messages window and in the Messages section of the Report window.
ACTION: To ensure correct operation of the receiver phase compensation FIFO, this signal should be the same frequency as the write clock of the receiver phase compensation FIFO.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.