| List of Messages | |
CAUSE: The Fitter constrained all destination nodes of the specified PLL output pin to the specified region.
ACTION: No action is required. However, if you do not want the Fitter to constrain the nodes, assign the Global Signal logic option with the Global Clock setting to the specified output pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.