| List of Messages | |
CAUSE: The LAB in which the DDIO group has been placed has no available logic cell that can be used as a delay cell. The fitter inserts a delay cell to improve timing for output DDIO groups.
ACTION: Remove the logic cell assignment for the LAB in which the DDIO group has been placed.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.