List of Messages |
CAUSE: Some of the phase-locked loops (PLLs) have a fixed counter order, and the compiler is not able to change the counter order to fit the global signals specified in the design. This may CAUSE errors because some signals cannot use the same Clock Control Block. Situations that lead to a PLL using a fixed counter order include applying the Preserve PLL Counter Order assignment to a PLL, using PLL dynamic reconfiguration, or specifying the PLL using advanced parameters.
ACTION: Move the PLL to a different location, or do not fix the counter order of the PLL, if possible.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.