List of Messages |
CAUSE: This information message indicates the amount of chip-wide wiring resources that are solely used to satisfy hold requirements.
ACTION: Verify that timing constraints, particularly multicycles, are set properly. Avoid using gated clocking. Enabling the Perform Clocking Topology Analysis During Routing setting available in the in the Advanced Fitter Settings dialog, may reduce the amount of delay added to meet hold timing.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.