| List of Messages | |
CAUSE: The DDIO Output Registers of the memory interface are not clocked by the same clock.
ACTION: Modify the design so that all of the DDIO Output Registers of the same memory interface are clocked by the same clock.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.