List of Messages |
CAUSE: The clock/reset inputs for the EMIF/PHYLite systems in the same column should should be driven by identical signals.
ACTION: Ensure that for EMIF/PHYLite interfaces constrained to the same IO column use the same reset.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.