List of Messages |
CAUSE: The output clock of the specified PLL is input to a DLL only. As a result, it does not require compensation. The PLL mode was changed to no compensation mode.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.