List of Messages |
CAUSE: You did not specify a valid Virtual Pin Clock assignment for the specified number of Virtual Pins in the design. As a result, Analysis & Synthesis converted the virtual pins in question to registered lcells, and automatically detects the clock associated with the virtual pin.
ACTION: No action is required. To avoid receiving this message in the future, assign the Virtual Pin Clock assignment to an existing clock signal in the design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.