List of Messages |
CAUSE: The specified PLL is in Source Synchronous mode, but none of the inputs fed by the compensated output clock of this PLL are set as compensated input. The Quartus Prime software automatically sets those inputs as the compensated inputs.
ACTION: Either ignore this warning use the pll_compensate assignment to compensate the input by the PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.