List of Messages |
CAUSE: You turned on the pll_compensate logic option for several inputs that are fed by the compensated output clock of the specified PLL in Source Synchronous mode.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.