List of Messages |
CAUSE: You connected the specified input node to the specified port, but the node cannot be connected to the specified part because the inclk[0] and inclk[1] ports can only be driven by the dedicated clock pins, while inclk[2] and inclk[3] ports can only be driven by PLL counter outputs. The Compiler automatically changed the input node so that it connects to a legal input port and adjusted the corresponding clkselect[] port connections to preserve the design functionality. This message is a submessage of the message that precedes it in the Messages window and in the Messages section of the Report window.
ACTION: No action is required. To avoid receiving this message in the future, modify the design to change the source node of the specified inclk port to drive the new inclk port instead.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.