List of Messages |
CAUSE: Memory Initialization File (.mif) or Hexadecimal (Intel-Format) File (.hex) for RAM is not specified in a design file (Block Design File (.bdf), Text Design File (.tdf), VHDL Design File(.vhd), Verilog Design File (.v), or EDIF Input File (.edf)) but a MEM_INIT parameter exists. The Quartus Prime software is therefore setting the initial value for the RAM from the content of the MEM_INIT parameter.
ACTION: No action is required.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.