List of Messages |
CAUSE: The input to this global buffer will be routed through the core, either because the source signal is a core element (LAB, RAM, DSP) or the source is a periphery element which does not drive the global buffer through dedicated routing. As core placement progresses, the Fitter may determine that an alternative location for the buffer will improve timing.
ACTION: If a specific location for this global buffer is preferred, make a corresponding location assignment to the buffer node. If core routing is not expected on the input path to this buffer, make sure that the signal is being generated by an appropriate periphery element (for example, pin, PLL or HSSI output), and that the source is not constrained to a location without dedicated routing to the desired global buffer type.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.