List of Messages |
CAUSE: In a Signal Assignment Statement at the specified location in a VHDL Design File (.vhd), you used something other than <= to assign a value to the specified signal. However, you must use <= to assign a value to a signal.
ACTION: Make sure you use <= in the Signal Assignment Statement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.