List of Messages |
CAUSE: In a Loop Statement at the specified location in a VHDL Design File (.vhd), you used a WHILE iteration scheme condition that contains one or more signals. However, the condition must be an expression of integer variables that contains no signals.
ACTION: Remove any signals from the WHILE iteration scheme condition.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.