List of Messages |
CAUSE: In a block specification at the specified location in a VHDL design file (.vhd), you refer to the specified name. However, Quartus Prime Integrated Synthesis is unable to match the name to a specific object in your design.
ACTION: Check the spelling of the name, or make sure the VHDL design file containing the declaration of the object was added to your Quartus Prime project.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.