List of Messages |
CAUSE: In a block comment in a VHDL Design File at the specified location, you used an ending comment delimiter (asterisk and slash, or */) without a corresponding beginning comment delimiter (slash and asterisk, or /*). You must use a /* prior to every */ in the VHDL Design File.
ACTION: Add a /* at the beginning of the comment block that ends with the unmatched */ .
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.