List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, Quartus Prime Integrated Synthesis encountered an unexpected end-of-file before it fully parsed the VHDL Design File.
ACTION: Make sure you did not omit semicolons, keywords, or other necessary delimiters or text from the VHDL Design File.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.