List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you specified an expression. However, the operands for the specified operator in the expression have different lengths. The operands must have equal lengths.
ACTION: Make sure all the operands for the operator have the same length.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.