List of Messages |
CAUSE: In a Signal Declaration at the specified location in a VHDL Design File (.vhd), you declared a signal that has a file type or access type. However, a signal cannot have a file or access type.
ACTION: Change the Signal Declaration so it does not specify a file or access type for the signal, or change the Type Declaration for the type in the Signal Declaration so the type is not a file or access type.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.