List of Messages |
CAUSE: In an Interface Signal Declaration at the specified location in a VHDL Design File (.vhd), you used a default expression for the specified formal signal parameter. However, an Interface Declaration for a formal signal parameter cannot contain a default expression.
ACTION: Remove the default expression.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.