List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used a Next Statement. However, you did not use the Next Statement in the Loop Statement for the specified loop. The Next Statement must be inside the Loop Statement.
ACTION: Move the Next Statement inside the Loop Statement, or expand the Loop Statement so it includes the Next Statement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.